( en | de | ru )

 

Disambiguation of "Chen, Mike Shuo-Wei"

Author of the publication

copydeleteadd this publication to your clipboard
Impact of Sampling Jitter on Mostly-Digital Architectures for UWB Bio-Medical Applications.

, , , , , and . ICC, page 5769-5774. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wei Chen

Wei Chen

Wei Chen

Wei Chen

Wei Chen

 

Other publications of authors with the same name

27.1 A 12b 2GS/s dual-rate hybrid DAC with pulsed timing-error pre-distortion and in-band noise Cancellation Achieving >74dBc SFDR up to 1GHz in 65nm CMOS., and . ISSCC, page 456-457. IEEE, (2016)A fractional-N digital PLL with background-dither-noise-cancellation loop achieving <-62.5dBc worst-case near-carrier fractional spurs in 65nm CMOS., and . ISSCC, page 394-396. IEEE, (2018)16.7 A 40MHz-BW 76.2dB/78.0dB SNDR/DR Noise-Shaping Nonuniform Sampling ADC with Single Phase-Domain Level Crossing and Embedded Nonuniform Digital Signal Processor in 28nm CMOS., and . ISSCC, page 262-264. IEEE, (2020)High-Speed Digital-to-Analog Converter Design Towards High Dynamic Range., and . CICC, page 1-8. IEEE, (2022)Impact of Sampling Jitter on Mostly-Digital Architectures for UWB Bio-Medical Applications., , , , , and . ICC, page 5769-5774. IEEE, (2007)Analog/Mixed-Signal Circuit Synthesis Enabled by the Advancements of Circuit Architectures and Machine Learning Algorithms., , , , , and . ASP-DAC, page 100-107. IEEE, (2022)A 95-MS/s 11-bit 1.36-mW asynchronous SAR ADC with embedded passive gain in 65nm CMOS., , and . CICC, page 1-4. IEEE, (2013)A Memristor-Based Analog Accelerator for Solving Quadratic Programming Problems., , , , , , , , , and 4 other author(s). CICC, page 1-2. IEEE, (2023)Transfer Learning with Bayesian Optimization-Aided Sampling for Efficient AMS Circuit Modeling., , , , and . ICCAD, page 119:1-119:9. IEEE, (2020)A 16b 12GS/S single/dual-rate DAC with successive bandpass delta-sigma modulator achieving <-67dBc IM3 within DC-to-6GHz tunable passbands., and . ISSCC, page 362-364. IEEE, (2018)