( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
11.1 A time-divided spread-spectrum code based 15pW-detectable multi-channel fNIRS IC for portable functional brain imaging.

, , , , , и . ISSCC, стр. 1-3. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Yang Yang

 

Другие публикации лиц с тем же именем

8.1 A 6Gb/s transceiver with a nonlinear electronic dispersion compensator for directly modulated distributed-feedback lasers., , , , , , и . ISSCC, стр. 138-139. IEEE, (2014)11.1 A time-divided spread-spectrum code based 15pW-detectable multi-channel fNIRS IC for portable functional brain imaging., , , , , и . ISSCC, стр. 1-3. IEEE, (2015)A 20Gb/s transceiver with framed-pulsewidth modulation in 40nm CMOS., , , , , , и . ISSCC, стр. 270-272. IEEE, (2018)A 28Gb/s transceiver with chirp-managed EDC for DML systems., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 264-266. IEEE, (2018)13.1 A 35.4Gb/s/pin 16Gb GDDR7 with a Low-Power Clocking Architecture and PAM3 IO Circuitry., , , , , , , , , и 14 other автор(ы). ISSCC, стр. 232-234. IEEE, (2024)Time-Divided Spread-Spectrum Code-Based 400 fW-Detectable Multichannel fNIRS IC for Portable Functional Brain Imaging., , , , , и . IEEE J. Solid State Circuits, 51 (2): 484-495 (2016)A 2.048 Mb/s full-duplex free-space optical transceiver IC for a real-time in vivo neurofeedback mouse experiment under social interaction., , , , , , , , , и 3 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2016)A Framed-Pulsewidth Modulation Transceiver for High-Speed Broadband Communication Links., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (8): 2825-2835 (2020)A Reference-Less Time-Division-Duplex Transceiver IC for a 5-Fr 6-Electrode Renal Denervation Catheter in 0.18-μm 70-V BCDMOS., , , , , и . EMBC, стр. 4154-4157. IEEE, (2018)A 24Gb/s/pin 8Gb GDDR6 with a Half-Rate Daisy-Chain-Based Clocking Architecture and IO Circuitry for Low-Noise Operation., , , , , , , , , и 15 other автор(ы). ISSCC, стр. 344-346. IEEE, (2021)