From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

An 8-Bit Compressive Sensing ADC With 4-GS/s Equivalent Speed Utilizing Self-Timed Pipeline SAR-Binary-Search., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (10): 934-938 (2016)Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing., , и . CoRR, (2020)CSVideoNet: A Real-Time End-to-End Learning Framework for High-Frame-Rate Video Compressive Sensing., и . WACV, стр. 1680-1688. IEEE Computer Society, (2018)Cra: A Generic Compression Ratio Adapter for End-To-End Data-Driven Image Compressive Sensing Reconstruction Frameworks., , и . ICASSP, стр. 1439-1443. IEEE, (2020)FSpGEMM: A Framework for Accelerating Sparse General Matrix-Matrix Multiplication Using Gustavson's Algorithm on FPGAs., , , и . IEEE Trans. Very Large Scale Integr. Syst., 32 (4): 633-644 (апреля 2024)A Data-Driven Approach for Automated Integrated Circuit Segmentation of Scan Electron Microscopy Images., , , , , , , и . ICIP, стр. 2851-2855. IEEE, (2022)Enhanced Low-Resolution LiDAR-Camera Calibration via Depth Interpolation and Supervised Contrastive Learning., , , , , и . ICASSP, стр. 1-5. IEEE, (2023)Are FPGAs Suitable for Edge Computing?, , и . HotEdge, USENIX Association, (2018)A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks (Abstract Only)., , , , и . FPGA, стр. 290-291. ACM, (2017)Build a Compact Binary Neural Network through Bit-level Sensitivity and Data Pruning., и . CoRR, (2018)