Author of the publication

A Novel 0.6V MCML D-Latch Topology exploiting Dynamic Body Bias Threshold Lowering.

, , and . ICECS, page 233-236. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Biasing Approach to Design Ultra-Low-Power Standard-Cell-Based Analog Building Blocks for Nanometer SoCs., , , and . IEEE Access, (2022)Very Low Voltage CMOS Two-stage Amplifier., , , and . ECCTD, page 743-746. IEEE, (2007)Mismatch Tolerant, Continuous Time, Rail to Rail, Gain Enhanced CMOS Amplifiers., , , , and . ECCTD, page 647-650. IEEE, (2007)Sub-1V CMOS OTA with Body-driven Gain Boosting., , , and . ECCTD, page 535-538. IEEE, (2007)A Low-Voltage High-Performance Frequency Divider exploiting Folded MCML., , , and . ISCAS, page 1-5. IEEE, (2021)Radiomics for Predicting CyberKnife response in acoustic neuroma: a pilot study., , , , , , , , , and 1 other author(s). BIBM, page 847-852. IEEE Computer Society, (2018)Security Evaluation and Optimization of the Delay-based Dual-rail Pre-charge Logic in Presence of Early Evaluation of Data., , and . SECRYPT, page 183-194. SciTePress, (2013)Low voltage, low power, compact, high accuracy, high precision PTAT temperature sensor for deep sub-micron CMOS systems., , , , and . ISCAS, page 2102-2105. IEEE, (2008)Inverting closed-loop amplifier architecture with reduced gain error and high input impedance., , , and . ISCAS, IEEE, (2006)Design-oriented models for quick estimation of path delay variability via the fan-out-of-4 metric., , and . ISCAS, page 1-4. IEEE, (2017)