Author of the publication

A Novel 0.6V MCML D-Latch Topology exploiting Dynamic Body Bias Threshold Lowering.

, , and . ICECS, page 233-236. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High-gain, high-CMRR class AB operational transconductance amplifier based on the flipped voltage follower., , and . Int. J. Circuit Theory Appl., 47 (4): 499-512 (2019)CMOS Miller OTA with Body-Biased Output Stage., , , , and . ECCTD, page 539-542. IEEE, (2007)Bipolar differential cell with improved bandwidth performance., , , and . ICECS, page 1055-1058. IEEE, (2002)Perfect reconstruction filters for 4-channels time-interleaved ADC affected by mismatches., , and . ECCTD, page 1-4. IEEE, (2017)A novel concept for stateless random bit generators in cryptographic applications., , , , and . ISCAS, IEEE, (2006)Dual op amp, LDO regulator with power supply gain suppression for CMOS smart sensors and microsystems., , , and . ISCAS, page 2470-2473. IEEE, (2008)A fault-tolerant real-time microcontroller with multiprocessor architecture., and . MIXDES, page 431-436. IEEE, (2016)A shared memory, parameterized and configurable in FPGA, for use in multiprocessor systems., and . MIXDES, page 443-447. IEEE, (2016)CMOS single-to-differential current amplifier., , and . ISCAS (3), page 2583-2586. IEEE, (2005)Constant and maximum bandwidth feedback amplifier with adaptive frequency compensation., , and . ISCAS, page 436-439. IEEE, (2012)