( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FPGA realization of RNS to binary signed conversion architecture.

, , , и . ISCAS (4), стр. 350-353. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Gian Carlo Aloardi

Gian Carlo Gullo

Gian-Carlo Sciuchetti

Gian Töndury

Lothar Carlowitz

 

Другие публикации лиц с тем же именем

IP based reconfigurable digital platform for satellite communications., , и . ISCAS (2), стр. 37-40. IEEE, (2003)Compressive sensing spectrum analysis for space autonomous radio receivers., , , и . ACSSC, стр. 492-494. IEEE, (2013)Power efficient design of parallel/serial FIR filters in RNS., , , , и . ACSCC, стр. 1015-1019. IEEE, (2012)FPGA realization of RNS to binary signed conversion architecture., , , и . ISCAS (4), стр. 350-353. IEEE, (2001)A Wireless Sensor Node Based on Microbial Fuel Cell., , , , и . ApplePies, том 409 из Lecture Notes in Electrical Engineering, стр. 143-150. Springer, (2015)Digital Signal Processing Accelerator for RISC-V., , , , , , и . ICECS, стр. 703-706. IEEE, (2019)Bipolar and CMOS low voltage-supply reduced-power voltage followers., , , и . ICECS, стр. 1503-1506. IEEE, (1999)Design of Fault-Tolerant Solid State Mass Memory., , , , и . DFT, стр. 302-310. IEEE Computer Society, (1999)A new electric encoder position estimator based on the Chinese Remainder Theorem for the CMG performance improvements., , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)A Fault-Tolerant 176 Gbit Solid State Mass Memory Architecture., , , и . DFT, стр. 173-. IEEE Computer Society, (2000)