( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Doppelganger: A Cache for Approximate Computing

, , , и . In Proceedings of the International Symposium on Microarchitecture, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Rolf Jörgens

Werner Jörgenshaus

Ana Jorge

Götz Jörger

Jay Jorgenson

 

Другие публикации лиц с тем же именем

The reuse cache: downsizing the shared last-level cache., , , и . MICRO, стр. 310-321. ACM, (2013)Exploiting Typical Values to Accelerate Deep Learning., , , , , , , , и . Computer, 51 (5): 18-30 (2018)Practical Multidimensional Branch Prediction., , и . IEEE Micro, 36 (3): 10-19 (2016)Bit-pragmatic deep neural network computing., , , , , , и . MICRO, стр. 382-394. ACM, (2017)ABS: A low-cost adaptive controller for prefetching in a banked shared last-level cache., , , , и . ACM Trans. Archit. Code Optim., 8 (4): 19:1-19:20 (2012)Doppelgänger: a cache for approximate computing., , , и . MICRO, стр. 50-61. ACM, (2015)Doppelganger: A Cache for Approximate Computing, , , и . In Proceedings of the International Symposium on Microarchitecture, (2015)Characterization and cost-efficient selection of NoC topologies for general purpose CMPs., , , , , , и . INA-OCMC@HiPEAC, стр. 21-24. ACM, (2013)Evaluating the memory system behavior of smartphone workloads., , , , , , , , , и 1 other автор(ы). ICSAMOS, стр. 83-92. IEEE, (2014)Identifying and Exploiting Ineffectual Computations to Enable Hardware Acceleration of Deep Learning., , , , , , , , , и 3 other автор(ы). NEWCAS, стр. 356-360. IEEE, (2018)