( en | de | ru )

 

Disambiguation of "Moshovos, Andreas"

Author of the publication

copydeleteadd this publication to your clipboard
Doppelganger: A Cache for Approximate Computing

, , , and . In Proceedings of the International Symposium on Microarchitecture, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas

Andreas Eickelkamp

Der Nutzwertjournalismus. Uni Leipzig, (2009)

Andreas Nilsson

BSCCO superconductors processed by the glass ceramic route: critical aspects of process, crystallization and incorporation of oxygen, composition dependence on phase formation. TU Dresden, (2009)

Andreas Schwenk

Die Formbestimmung des § 313 BGB a. F. (§ 311 b Abs. 1 BGB n. F.) bei Verträgen über Grundstücke in der Rechtsprechung des Reichsgerichts. Uni Kiel, (2009)

Andreas Sarcletti

Die Bedeutung von Praktika und studentischen Erwerbstätigkeiten für den Berufseinstieg.. Uni Bamberg, (2009)
 

Other publications of authors with the same name

SEPAS: a highly accurate energy-efficient branch predictor., and . ISLPED, page 38-43. ACM, (2004)Asymmetric-frequency clustering: a power-aware back-end for high-performance processors., and . ISLPED, page 255-258. ACM, (2002)Instruction flow-based front-end throttling for power-aware high-performance processors., and . ISLPED, page 16-21. ACM, (2001)Loom: Exploiting Weight and Activation Precisions to Accelerate Convolutional Neural Networks., , , and . CoRR, (2017)Practical off-chip meta-data for temporal memory streaming., , , , and . HPCA, page 79-90. IEEE Computer Society, (2009)Characterizing the performance benefits of fused CPU/GPU systems using FusionSim., , and . DATE, page 685-688. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Slice-processors: an implementation of operation-based prediction., , and . ICS, page 321-334. ACM, (2001)NCOR: An FPGA-Friendly Nonblocking Data Cache for Soft Processors with Runahead Execution., and . Int. J. Reconfigurable Comput., (2012)Two-Stage, Pipelined Register Renaming., , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (10): 1926-1931 (2011)A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy., , and . MICRO, page 314-327. IEEE Computer Society, (2007)