( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Breaking the power delivery wall using voltage stacking.

, и . ACM Great Lakes Symposium on VLSI, стр. 51-54. ACM, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mircea R ducanu

Mircea R ducanu

Constantin Stan

Cornel Stan

Johann Stan

 

Другие публикации лиц с тем же именем

Graphene Devices, Interconnect and Circuits - Challenges and Opportunities., , , и . ISCAS, стр. 69-72. IEEE, (2009)A post-silicon hold time closure technique using data-path tunable-buffers for variation-tolerance in sub-threshold designs., , , , и . ISQED, стр. 341-346. IEEE, (2018)Using Intradisk Parallelism to Build Energy-Efficient Storage Systems., , и . IEEE Micro, 29 (1): 50-61 (2009)Temperature-Aware Computer Systems: Opportunities and Challenges., , , , , и . IEEE Micro, 23 (6): 52-61 (2003)Analog VLSI for robot path planning., , , и . J. VLSI Signal Process., 8 (1): 61-73 (1994)Accurate, Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal Model., , , , и . IEEE Trans. Computers, 57 (9): 1277-1288 (2008)Low-power encodings for global communication in CMOS VLSI., и . IEEE Trans. Very Large Scale Integr. Syst., 5 (4): 444-455 (1997)Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2335-2344 (2016)Improving SRAM Vmin and yield by using variation-aware BTI stress., , , , , и . CICC, стр. 1-4. IEEE, (2010)A Case for Thermal-Aware Floorplanning at the Microarchitectural Level., , , и . J. Instruction-Level Parallelism, (2005)