( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Designing an Open Database of System-Aware Code Optimizations.

, , и . CANDAR, стр. 369-374. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ryusuke Shimada

Masashi Egawa

Yuko Egawa

Kazuko Pfeiffer-Egawa

 

Другие публикации лиц с тем же именем

Design of a 3-D stacked floating-point adder., , и . 3DIC, стр. 1-4. IEEE, (2013)Improving the Accuracy in SpMV Implementation Selection with Machine Learning., , , , и . CANDAR (Workshops), стр. 172-177. IEEE, (2020)Performance Evaluation of a Next-Generation SX-Aurora TSUBASA Vector Supercomputer., , , , , , и . ISC, том 13948 из Lecture Notes in Computer Science, стр. 359-378. Springer, (2023)A power-aware shared cache mechanism based on locality assessment of memory reference for CMPs., , , и . MEDEA@PACT, стр. 113-120. ACM, (2007)Modeling of cache access behavior based on Zipf's law., , , и . MEDEA@PACT, стр. 9-15. ACM, (2008)A Systolic Memory Architecture for Fast Codebook Design based on MMPDCL Algorithm., , , , и . ITCC (1), стр. 572-578. IEEE Computer Society, (2004)Foreword., и . IEICE Trans. Electron., 106 (6): 301-302 (июня 2023)Design and evaluation of a media-oriented vector processor with a multi-banked cache memory., , , , и . ESTIMedia, стр. 78-87. IEEE, (2013)Peachy Parallel Assignments (EduHPC 2019)., , , , , , , , , и 2 other автор(ы). EduHPC@SC, стр. 75-83. IEEE, (2019)3D on-chip memory for the vector architecture., , , и . 3DIC, стр. 1-6. IEEE, (2009)