( en | de | ru )

 

Disambiguation of "Srikanthan, Thambipillai"

Author of the publication

copydeleteadd this publication to your clipboard
Performance Estimation of FPGA Modules for Modular Design Methodology Using Artificial Neural Network.

, , and . ARC, volume 10824 of Lecture Notes in Computer Science, page 105-118. Springer, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Srikanthan, Thambipillai
add a person with the name Srikanthan, Thambipillai
 

Other publications of authors with the same name

Partial rerouting algorithm for reconfigurable VLSI arrays., and . ISCAS (5), page 641-644. IEEE, (2003)A Hardware Efficient Technique for Rapid Lumen Segmentation from Endoscopic Images., , and . JCIS, page 716-719. JCIS / Association for Intelligent Machinery, Inc., (2002)Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits., , and . ISCAS, page 2628-2631. IEEE, (2014)Preprocessing technique for accelerating reconfiguration of degradable VLSI arrays., , , and . ISCAS, page 2424-2427. IEEE, (2013)Instruction set customization for area-constrained FPGA designs., , , and . SoCC, page 329-334. IEEE, (2011)Low-complexity pruning for accelerating corner detection., , , and . ISCAS, page 1684-1687. IEEE, (2012)High-throughput image rotation using sign-prediction based redundant cordic algorithm., , and . ICIP, page 2833-2836. IEEE, (2004)Rapid estimation of DSPs utilization for efficient high-level synthesis., , and . DSP, page 1261-1265. IEEE, (2015)Algorithmic aspects for power-efficient hardware/software partitioning., , and . Math. Comput. Simul., 79 (4): 1204-1215 (2008)An Iterative Technique for Runtime Efficient Hardware-Software Partitioning., , , , and . FPT, page 403-406. IEEE, (2019)