( en | de | ru )

 

Disambiguation of "Mohanty, Basant K."

Author of the publication

copydeleteadd this publication to your clipboard
Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits.

, , and . ISCAS, page 2628-2631. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jitendranath Mohanty

Subhasis Mohanty

Sasank Sekhar Mohanty

Basant Kumar Thakur

Jyoti Ranjan Mohanty

 

Other publications of authors with the same name

LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter., , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (5): 1926-1935 (2016)Efficient-Block-Processing Parallel Architecture for Multilevel Lifting 2-D DWT., and . J. Low Power Electron., 9 (1): 37-44 (2013)Critical-path optimization for efficient hardware realization of lifting and flipping DWTs., , and . ISCAS, page 1186-1189. IEEE, (2015)Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform., and . ASAP, page 162-166. IEEE Computer Society, (2008)Parallel and Pipeline Architectures for High-Throughput Computation of Multilevel 3-D DWT., and . IEEE Trans. Circuits Syst. Video Techn., 20 (9): 1200-1209 (2010)Efficient VLSI architecture for implementation of 1-D discrete wavelet transform based on distributed arithmetic., and . APCCAS, page 1195-1198. IEEE, (2010)Memory-access aware work-load distribution for peak-temperature reduction of 3D multi-core embedded systems., , , and . DSP, page 1270-1273. IEEE, (2015)Leakage-aware intra-task dynamic voltage scaling technique for energy reduction in real-time embedded systems., , and . DSP, page 1266-1269. IEEE, (2015)Hardware-Efficient Systolic-Like Modular Design for Two-Dimensional Discrete Wavelet Transform., , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (2): 151-155 (2008)Memory-Efficient High-Speed Convolution-Based Generic Structure for Multilevel 2-D DWT., and . IEEE Trans. Circuits Syst. Video Techn., 23 (2): 353-363 (2013)