Author of the publication

Analysis and Modeling of the Phase Detector Hysteresis in Bang-Bang PLLs.

, , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (2): 347-355 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design and Characterization of a 5.2 GHz/2.4 GHz ΣΔ Fractional-N Frequency Synthesizer for Low-Phase Noise Performance., , , and . EURASIP J. Wireless Comm. and Networking, (2006)A high-speed analog min-sum iterative decoder., , and . ISIT, page 1768-1772. IEEE, (2005)Electrostatic discharge protection for a 10 GHz low noise amplifier., and . NEWCAS, page 273-276. IEEE, (2014)Bit-Error Rate Measurements for A High Frequency Interpolated Frequency-Hopping Spread-Spectrum System., , , and . ISCAS, page 97-100. IEEE, (1995)Impact of ESD Protection and Power Supply Decoupling on 10 GHz Low Noise Amplifier., and . SBCCI, page 4:1-4:7. ACM, (2014)6.5 mW CMOS low noise amplifier at 1.9 GHz., , and . ISCAS (2), page 85-88. IEEE, (1999)Analysis and Modeling of the Phase Detector Hysteresis in Bang-Bang PLLs., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (2): 347-355 (2015)Silicon Differential Antenna/Inductor for Short Range Wireless Communication Applications., , , , , and . CCECE, page 94-97. IEEE, (2006)A 0.18-$muhbox m$CMOS Analog Min-Sum Iterative Decoder for a (32, 8) Low-Density Parity-Check (LDPC) Code., , and . IEEE J. Solid State Circuits, 41 (11): 2531-2540 (2006)A study of digital and analog automatic-amplitude control circuitry for voltage-controlled oscillators., , and . IEEE J. Solid State Circuits, 38 (2): 352-356 (2003)