Author of the publication

A Rapid Verification Framework for Developing Multi-core Processor.

, , , and . CANDAR, page 388-394. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Rapid Verification Framework for Developing Multi-core Processor., , , and . CANDAR, page 388-394. IEEE Computer Society, (2016)Measurement of Low-Energy Processor Chip Using Fine-Grain Variable Stages Pipeline Architecture., , , and . ICNC, page 293-297. IEEE Computer Society, (2012)FabCache: Cache Design Automation for Heterogeneous Multi-core Processors., , , and . CANDAR, page 602-606. IEEE Computer Society, (2013)A cache memory with unit tile and line accessibility., , , and . ICIS, page 1-6. IEEE Computer Society, (2016)A large scale cellular array processor: AAP-1., , , , and . ACM Conference on Computer Science, page 100-111. ACM, (1985)Automatic position findings of vehicle by means of laser., , and . ICRA, page 1343-1348. IEEE, (1986)Co-simulation framework for streamlining microprocessor development on standard ASIC design flow., , , , and . ASP-DAC, page 400-405. IEEE, (2014)A real-time motion estimation and compensation LSI with wide search range for MPEG2 video encoding., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 31 (11): 1733-1741 (1996)An Architectural Framework of Snoopy Interconnection for Heterogeneous Cache Systems., , , and . CANDAR, page 561-565. IEEE Computer Society, (2015)Register Port Prediction for a Banked Register File., , , and . CANDAR, page 551-555. IEEE Computer Society, (2015)