( en | de | ru )

 

Disambiguation of "Chen, Liang-Gee"

Author of the publication

copydeleteadd this publication to your clipboard
A cost effective reconfigurable memory for multimedia multithreading streaming architecture.

, , , , , and . ISCAS, page 3406-3409. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Chen

Liang Chen

Liang Chen

Liang-chi Chen

Yen-liang Chen

 

Other publications of authors with the same name

A real-time multi-user face unlock system via fast sparse coding approximation., , , and . ICCE-Berlin, page 274-276. IEEE, (2012)A viewer centric depth adjustment for stereoscopic images., , , , and . ICCE-Berlin, page 178-179. IEEE, (2012)An intelligent depth-based obstacle detection for mobile applications., , and . ICCE-Berlin, page 223-225. IEEE, (2012)Efficient Hardware Architecture for Large Disparity Range Stereo Matching Based on Belief Propagation., , and . SiPS, page 236-241. IEEE, (2016)Perceptual multi-cues 2D-to-3D conversion system., , , and . VCIP, page 1. IEEE, (2011)Four field variable block size motion compensated adaptive de-interlacing., , , and . ICASSP (2), page 913-916. IEEE, (2005)Design and implementation of a low power spike detection processor for 128-channel spike sorting microsystem., , and . ICASSP, page 3889-3892. IEEE, (2014)An Efficient Embedded Bitstream Parsing Processor for MPEG-4 Video Decoding System., , , and . VLSI Signal Processing, 41 (2): 183-191 (2005)VLSI Architecture for Lifting-Based Shape-Adaptive Discrete Wavelet Transform with Odd-Symmetric Filters., , and . VLSI Signal Processing, 40 (2): 175-188 (2005)Pipeline interleaving design for FIR, IIR, and FFT array processors., , and . VLSI Signal Processing, 10 (3): 275-293 (1995)