( en | de | ru )

 

Disambiguation of "Osorio, Roberto R."

Author of the publication

copydeleteadd this publication to your clipboard
View-dependent, scalable texture streaming in 3-D QoS with MPEG-4 visual texture coding.

, , , , and . IEEE Trans. Circuits Syst. Video Techn., 14 (7): 1021-1031 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Christian Osorio

Carlos Osorio

Moisés Osorio

Ricardo Osorio

Rodin Osorio

 

Other publications of authors with the same name

New model for arithmetic coding/decoding of multilevel images based on a cache memory., and . ICECS, page 697-700. IEEE, (1999)Digit On-line Large Radix CORDIC Rotator., , , , and . ASAP, page 246-257. IEEE Computer Society, (1995)A VLSI implementation of an arithmetic coder for image compression., , and . EUROMICRO, page 591-. IEEE Computer Society, (1997)Performance analysis of massively parallel embedded hardware architectures for retinal image processing., , , and . EURASIP J. Image Video Process., (2011)A digital cellular-based system for retinal vessel-tree extraction., , , , and . ECCTD, page 835-838. IEEE, (2009)High Performance Image Processing on a Massively Parallel Processor Array., , and . DSD, page 233-236. IEEE Computer Society, (2009)Hardware Implementation of Statecharts for FPGA-based Control in Scientific Facilities., and . DCIS, page 1-6. IEEE, (2019)An FPGA architecture for CABAC decoding in manycore systems., and . ASAP, page 293-298. IEEE Computer Society, (2008)Truncated SIMD Multiplier Architecture for Approximate Computing in Low-Power Programmable Processors., and . IEEE Access, (2019)Architecture and Implementation of a Data Compression System at Switch-Level in ATA-over-Ethernet Storage Networks., and . DSD, page 799-802. IEEE Computer Society, (2013)