( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A VLSI implementation of an arithmetic coder for image compression.

, , и . EUROMICRO, стр. 591-. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Javier Dreyer

Javier Manero

Javier Jáurequi

Javier Papa

Javier Arpón

 

Другие публикации лиц с тем же именем

Mapping of Trellises Associated with General Encoders onto High-Performance VLSI Architectures., , , и . VLSI Signal Processing, 17 (1): 57-73 (1997)Parallel Architecture for Fast Transforms with Trigonometric Kernel., , , и . IEEE Trans. Parallel Distributed Syst., 5 (10): 1091-1099 (1994)Leading-One Prediction with Concurrent Position Correction., и . IEEE Trans. Computers, 48 (10): 1083-1097 (1999)Variable Latency Goldschmidt Algorithm Based on a New Rounding Method and a Remainder Estimate., и . IEEE Trans. Computers, 60 (11): 1535-1546 (2011)Adaptive Tessellation of NURBS Surfaces., , , и . WSCG, (2003)Parallel quadrant interlocking factorization on hypercube computers., , , и . Parallel Comput., 15 (1-3): 87-100 (1990)Multidimensional fast Hartley transform onto SIMD hypercubes., , , и . Microprocessing and Microprogramming, 29 (2): 121-134 (1990)VLSI implementation of an area-efficient architecture for the Viterbi algorithm., , и . ICASSP, стр. 623-626. IEEE Computer Society, (1997)High Performance Image Processing on a Massively Parallel Processor Array., , и . DSD, стр. 233-236. IEEE Computer Society, (2009)Redundant CORDIC Rotator Based on Parallel Prediction., , , и . IEEE Symposium on Computer Arithmetic, стр. 172-179. IEEE Computer Society, (1995)