( en | de | ru )

 

Disambiguation of "Sterpone, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
New evolutionary techniques for test-program generation for complex microprocessor cores.

, , , , , and . GECCO, page 2193-2194. ACM, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luca Redaelli

Alfonz Luca

Luca Haiberger

Luca Rizzini

Luca Tuninetti

 

Other publications of authors with the same name

On the Estimation of Complex Circuits Functional Failure Rate by Machine Learning Techniques., , , , and . CoRR, (2020)Reliability Analysis of Microarchitectural Faults in GPGPU-based HPC Systems., , and . CF, page 213-214. ACM, (2023)A Fault Injection Environment for SoPC's Embedded Microprocessors., , , , and . LATW, page 68-73. IEEE, (2006)A New Domains-based Isolation Design Flow for Reconfigurable SoCs., , , and . IOLTS, page 1-7. IEEE, (2021)Evaluating Software-based Hardening Techniques for General-Purpose Registers on a GPGPU., , , , and . LATS, page 1-6. IEEE, (2020)An Experimental Analysis of SEU Sensitiveness on System Knowledge-based Hardening Techniques., , , , and . DDECS, page 261-266. IEEE Computer Society, (2007)On the mitigation of SET broadening effects in integrated circuits., and . DDECS, page 36-39. IEEE Computer Society, (2010)Optimization of Self Checking FIR filters by means of Fault Injection Analysis., , , , , , and . DFT, page 96-104. IEEE Computer Society, (2007)Accurate simulation of SEUs in the configuration memory of SRAM-based FPGAs., , , and . DFT, page 115-120. IEEE Computer Society, (2012)Analyzing the Sensitivity of GPU Pipeline Registers to Single Events Upsets., , , , and . ISVLSI, page 380-385. IEEE, (2020)