Author of the publication

A 1.3-Mbit Annealing System Composed of Fully-Synchronized 9-board x 9-chip x 16-kbit Annealing Processor Chips for Large-Scale Combinatorial Optimization Problems.

, , , , and . A-SSCC, page 1-3. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

4.6 A 144Kb Annealing System Composed of 9× 16Kb Annealing Processor Chips with Scalable Chip-to-Chip Connections for Large-Scale Combinatorial Optimization Problems., , , , , , , and . ISSCC, page 64-66. IEEE, (2021)A jitter-reduction packaging structure for a 56-Gb/s NRZ modulated optical receiver., , , , , , and . OFC, page 1-3. IEEE, (2016)Resolution independent rendering of deformable vector objects using graphics hardware., , , and . SIGGRAPH Sketches, page 118. ACM, (2006)10Gb/s receiver with track-and-hold-type linear phase detector and charge-redistribution 1st-order ΔΣ modulator., , , , , , , and . ISSCC, page 186-187. IEEE, (2009)A 25 Gb/s × 4-channel 74 mW/ch transimpedance amplifier in 65 nm CMOS., , , , , and . CICC, page 1-4. IEEE, (2010)An 8Gb/s Transceiver with 3×-Oversampling 2-Threshold Eye-Tracking CDR Circuit for -36.8dB-loss Backplane., , , , , , , , , and 1 other author(s). ISSCC, page 98-99. IEEE, (2008)10: 4 MUX and 4: 10 DEMUX gearbox LSI for 100-gigabit Ethernet link., , , , , , , , , and 5 other author(s). ISSCC, page 148-150. IEEE, (2011)A 50-Gb/s Optical Transmitter Based on a 25-Gb/s-Class DFB-LD and a 0.18-µm SiGe BiCMOS LD Driver., , , , , , and . IEICE Trans. Electron., 99-C (9): 1039-1047 (2016)Graph Minors from Simulated Annealing for Annealing Machines with Sparse Connectivity., , , , , , , , , and . TPNC, volume 11324 of Lecture Notes in Computer Science, page 111-123. Springer, (2018)High-frequency circuit design for 25 Gb/s×4 optical transceiver., , , and . ASP-DAC, page 648-651. IEEE, (2013)