Author of the publication

STICKER-T: An Energy-Efficient Neural Network Processor Using Block-Circulant Algorithm and Unified Frequency-Domain Acceleration.

, , , , , , , , , , , and . IEEE J. Solid State Circuits, 56 (6): 1936-1948 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An N-way group association architecture and sparse data group association load balancing algorithm for sparse CNN accelerators., , , , and . ASP-DAC, page 329-334. ACM, (2019)14.2 A 65nm 24.7µJ/Frame 12.3mW Activation-Similarity-Aware Convolutional Neural Network Video Processor Using Hybrid Precision, Inter-Frame Data Reuse and Mixed-Bit-Width Difference-Frame Data Codec., , , , , , , , , and . ISSCC, page 232-234. IEEE, (2020)Block-Wise Dynamic-Precision Neural Network Training Acceleration via Online Quantization Sensitivity Analytics., , , , , and . CoRR, (2022)STICKER-T: An Energy-Efficient Neural Network Processor Using Block-Circulant Algorithm and Unified Frequency-Domain Acceleration., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 56 (6): 1936-1948 (2021)Block-Wise Dynamic-Precision Neural Network Training Acceleration via Online Quantization Sensitivity Analytics., , , , , and . ASP-DAC, page 372-377. ACM, (2023)Entropy Solutions to the Dirichlet Problem for Nonlinear Diffusion Equations with Conservative Noise., , and . SIAM J. Math. Anal., 56 (1): 637-675 (February 2024)A 65-nm Energy-Efficient Interframe Data Reuse Neural Network Accelerator for Video Applications., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 57 (8): 2574-2585 (2022)Toward Low-Bit Neural Network Training Accelerator by Dynamic Group Accumulation., , , , , and . ASP-DAC, page 442-447. IEEE, (2022)A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture., , , , , , , , , and 3 other author(s). ISSCC, page 138-140. IEEE, (2019)A 28nm 1.07TFLOPS/mm2 Dynamic-Precision Training Processor with Online Dynamic Execution and Multi- Level-Aligned Block-FP Processing., , , , , , , and . CICC, page 1-2. IEEE, (2023)