( en | de | ru )

 

Disambiguation of "Ren, Fengbo"

Author of the publication

copydeleteadd this publication to your clipboard
A data-driven compressive sensing framework tailored for energy-efficient wearable sensing.

, , and . ICASSP, page 861-865. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ling Ren

Jun Ren

Xinguo Ren

Xiaofeng Ren

Ke Ren

 

Other publications of authors with the same name

An 8-Bit Compressive Sensing ADC With 4-GS/s Equivalent Speed Utilizing Self-Timed Pipeline SAR-Binary-Search., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (10): 934-938 (2016)Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing., , and . CoRR, (2020)CSVideoNet: A Real-Time End-to-End Learning Framework for High-Frame-Rate Video Compressive Sensing., and . WACV, page 1680-1688. IEEE Computer Society, (2018)Cra: A Generic Compression Ratio Adapter for End-To-End Data-Driven Image Compressive Sensing Reconstruction Frameworks., , and . ICASSP, page 1439-1443. IEEE, (2020)A Data-Driven Approach for Automated Integrated Circuit Segmentation of Scan Electron Microscopy Images., , , , , , , and . ICIP, page 2851-2855. IEEE, (2022)Enhanced Low-Resolution LiDAR-Camera Calibration via Depth Interpolation and Supervised Contrastive Learning., , , , , and . ICASSP, page 1-5. IEEE, (2023)Are FPGAs Suitable for Edge Computing?, , and . HotEdge, USENIX Association, (2018)FSpGEMM: A Framework for Accelerating Sparse General Matrix-Matrix Multiplication Using Gustavson's Algorithm on FPGAs., , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (4): 633-644 (April 2024)A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks (Abstract Only)., , , , and . FPGA, page 290-291. ACM, (2017)Build a Compact Binary Neural Network through Bit-level Sensitivity and Data Pruning., and . CoRR, (2018)