Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Automatic Generation of Warp-Level Primitives and Atomic Instructions for Fast and Portable Parallel Reduction on GPUs.

S. Gonzalo, S. Huang, J. Gómez-Luna, S. Hammond, O. Mutlu, and W. Hwu. CGO, page 73-84. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Haishi Huang

Zhida Huang

Ying Huang

Feiqing Huang

Haowei Huang

Other publications of authors with the same name

DTW-Based Subsequence Similarity Search on AMD Heterogeneous Computing Platform.S. Huang, G. Dai, Y. Sun, Z. Wang, Y. Wang, and H. Yang. HPCC/EUC, page 1054-1063. IEEE, (2013)DistHD: A Learner-Aware Dynamic Encoding Method for Hyperdimensional Classification.J. Wang, S. Huang, and M. Imani. DAC, page 1-6. IEEE, (2023)TG-NAS: Leveraging Zero-Cost Proxies with Transformer and Graph Convolution Networks for Efficient Neural Architecture Search.Y. Qiao, H. Xu, and S. Huang. CoRR, (2024)PyLog: An Algorithm-Centric Python-Based FPGA Programming and Synthesis Flow.S. Huang, K. Wu, H. Jeong, C. Wang, D. Chen, and W. Hwu. FPGA, page 227-228. ACM, (2021)FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge.C. Hao, X. Zhang, Y. Li, S. Huang, J. Xiong, K. Rupnow, W. Hwu, and D. Chen. DAC, page 206. ACM, (2019)Near-Memory and In-Storage FPGA Acceleration for Emerging Cognitive Computing Workloads.A. Dhar, S. Huang, J. Xiong, D. Jamsek, B. Mesnet, J. Huang, N. Kim, W. Hwu, and D. Chen. ISVLSI, page 68-75. IEEE, (2019)Acceleration of the Pair-HMM Algorithm for DNA Variant Calling.G. Manikandan, S. Huang, K. Rupnow, W. mei W. Hwu, and D. Chen. FCCM, page 137. IEEE Computer Society, (2016)Late Breaking Results: Scalable and Efficient Hyperdimensional Computing for Network Intrusion Detection.J. Wang, H. Chen, M. Issa, S. Huang, and M. Imani. DAC, page 1-2. IEEE, (2023)Accelerating Sparse Deep Neural Networks on FPGAs.S. Huang, C. Pearson, R. Nagi, J. Xiong, D. Chen, and W. Hwu. HPEC, page 1-7. IEEE, (2019)Chimera: A Hybrid Machine Learning-Driven Multi-Objective Design Space Exploration Tool for FPGA High-Level Synthesis.M. Yu, S. Huang, and D. Chen. IDEAL, volume 13113 of Lecture Notes in Computer Science, page 524-536. Springer, (2021)

BibSonomy

Disambiguation of "Huang, Sitao"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Automatic Generation of Warp-Level Primitives and Atomic Instructions for Fast and Portable Parallel Reduction on GPUs.

Please choose a person to relate this publication to

Haishi Huang

Zhida Huang

Ying Huang

Feiqing Huang

Haowei Huang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Huang, Sitao"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Automatic Generation of Warp-Level Primitives and Atomic Instructions for Fast and Portable Parallel Reduction on GPUs.

Please choose a person to relate this publication to

Haishi Huang

Zhida Huang

Ying Huang

Feiqing Huang

Haowei Huang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Automatic Generation of Warp-Level Primitives and Atomic Instructions for Fast and Portable Parallel Reduction on GPUs.