( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Area Efficient High-Performance Digitally Controlled Power Management Unit.

, и . IEEE Trans. Ind. Electron., 68 (3): 2437-2446 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wei Liu

Wei Liu

Wei Liu

Wei Liu

Wei Liu

 

Другие публикации лиц с тем же именем

Pipelining technique for energy-aware datapaths., , , , и . ISCAS (2), стр. 1218-1221. IEEE, (2005)An ultra-low voltage hearing aid chip using variable-latency design technique., , , , , и . ISCAS, стр. 2543-2546. IEEE, (2014)Improving datapathutilization of programmable DSP with composite functional units., , , и . ISCAS, стр. 3438-3441. IEEE, (2008)CSAnet: High Speed Channel Spatial Attention Network for Mobile ISP., , , , и . CVPR Workshops, стр. 2486-2493. Computer Vision Foundation / IEEE, (2021)A Low Latency NN-Based Cyclic Jacobi EVD Processor for DOA Estimation in Radar System., , и . ISCAS, стр. 1-5. IEEE, (2020)Parallelizing Complex Streaming Applications on Distributed Scratchpad Memory Multicore Architecture., , , и . Int. J. Parallel Program., 42 (6): 875-899 (2014)A 52mW 1200MIPS compact DSP for multi-core media SoC., , , , , , и . ASP-DAC, стр. 118-119. IEEE, (2006)Adaptive tilting angles for a dual-probe AFM system to increase image accuracy., , , , , и . AIM, стр. 1318-1223. IEEE, (2016)Complexity-effective dynamic range compression for digital hearing aids., , , и . ISCAS, стр. 2378-2381. IEEE, (2010)A Low-Error, Cost-Efficient Design Procedure for Evaluating Logarithms to Be Used in a Logarithmic Arithmetic Processor., , , , и . IEEE Trans. Computers, 65 (4): 1158-1164 (2016)