( en | de | ru )

 

Disambiguation of "Horowitz, Mark"

Author of the publication

copydeleteadd this publication to your clipboard
SegAlign: a scalable GPU-based whole genome aligner.

, , , and . SC, page 39. IEEE/ACM, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Flavio Horowitz

Pinchas Horowitz

Alexander Horowitz

Pinchas Horowitz

Charles Horowitz

 

Other publications of authors with the same name

A high-speed, low-power 3D-SRAM architecture., , and . CICC, page 201-204. IEEE, (2008)A Verilog piecewise-linear analog behavior model for mixed-signal validation., and . CICC, page 1-5. IEEE, (2013)TANGRAM: Optimized Coarse-Grained Dataflow for Scalable NN Accelerators., , , , and . ASPLOS, page 807-820. ACM, (2019)Energy-Performance Tunable Logic., , and . IEEE J. Solid State Circuits, 44 (9): 2554-2567 (2009)CMOS Image Sensors With Multi-Bucket Pixels for Computational Photography., , , , and . IEEE J. Solid State Circuits, 47 (4): 1031-1042 (2012)A Framework for Adding Low-Overhead, Fine-Grained Power Domains to CGRAs., , , , , , , , , and . DATE, page 846-851. IEEE, (2020)A 700-Mb/s/pin CMOS signaling interface using current integrating receivers., and . IEEE J. Solid State Circuits, 32 (5): 681-690 (1997)Understanding sources of inefficiency in general-purpose chips., , , , , , , , and . ISCA, page 37-47. ACM, (2010)An Evaluation of Directory Schemes for Cache Coherence., , , and . 25 Years ISCA: Retrospectives and Reprints, page 353-362. ACM, (1998)Architectural and implementation tradeoffs in the design of multiple-context processors., , and . ISCA, page 435. ACM, (1992)