Author of the publication

A power-driven multiplication instruction-set design method for ASIPs.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (1): 81-85 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Technology mapping for TLU FPGAs based on decomposition of binary decision diagrams., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (10): 1226-1236 (1996)On determining sensitization criterion in an iterative gate sizing process., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (2): 231-238 (1999)Switching-activity driven gate sizing and Vth assignment for low power design., , and . ASP-DAC, page 576-581. IEEE, (2006)Architectural evaluations on TSV redundancy for reliability enhancement., , , and . DATE, page 566-571. IEEE, (2017)A bus architecture for crosstalk elimination in high performance processor design., , and . CODES+ISSS, page 247-252. ACM, (2006)New spare cell design for IR drop minimization in Engineering Change Order., , and . DAC, page 402-407. ACM, (2009)Thread-criticality aware dynamic cache reconfiguration in multi-core system., and . ICCAD, page 413-420. IEEE, (2013)Performance-driven interconnection optimization for microarchitecture synthesis., , , and . EURO-DAC, page 118-123. IEEE Computer Society Press, (1992)Multi-Level Logic Synthesis Using Communication Complexity., , and . DAC, page 215-220. ACM Press, (1989)Expanding In-Cone Obfuscated Tree for Anti SAT Attack., , , and . DATE, page 1-6. IEEE, (2023)