( en | de | ru )

 

Disambiguation of "Savanth, Anand"

Author of the publication

copydeleteadd this publication to your clipboard
Comparing NVM Technologies through the Lens of Intermittent Computation.

, , , and . ENSsys@SenSys, page 77-78. ACM, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Davinder Kumar Anand

Amar Frank Anand

Madhankumar Anandhakrishnan

Anand Raghavachar

Anand Roy

 

Other publications of authors with the same name

Evaluation and analysis of single-phase clock flip-flops for NTV applications., , , , , and . PATMOS, page 1-6. IEEE, (2017)5.6 A 0.68nW/kHz supply-independent Relaxation Oscillator with ±0.49%/V and 96ppm/°C stability., , , , and . ISSCC, page 96-97. IEEE, (2017)27.2 M0N0: A Performance-Regulated 0.8-to-38MHz DVFS ARM Cortex-M33 SIMD MCU with 10nW Sleep Power., , , , , , , , , and 1 other author(s). ISSCC, page 422-424. IEEE, (2020)A 0.98-nW/kHz 33-kHz Fully Integrated Subthreshold-Region Operation RC Oscillator With Forward-Body-Biasing., , , , and . ESSCIRC, page 1-4. IEEE, (2019)A 50nW Voltage Monitor Scheme for Minimum Energy Sensor Systems., , , , and . VLSID, page 81-86. IEEE Computer Society, (2017)Comparing NVM Technologies through the Lens of Intermittent Computation., , , and . ENSsys@SenSys, page 77-78. ACM, (2020)Design challenges for near and sub-threshold operation: A case study with an ARM Cortex-M0+ based WSN subsystem., , , , and . PATMOS, page 56-63. IEEE, (2016)CMOS UHF RFID Rectifier Design and Matching: an Analysis of Process and Temperature Variations., , , , and . RFID-TA, page 271-274. IEEE, (2021)-17 dBm Differential charge pump EPC Gen2 UHF RFID demodulator for 9 dB receive sensitivity boost., , , , and . A-SSCC, page 1-3. IEEE, (2021)8.1 An 80nW retention 11.7pJ/cycle active subthreshold ARM Cortex-M0+ subsystem in 65nm CMOS for WSN applications., , , , , and . ISSCC, page 1-3. IEEE, (2015)