( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
8.1 An 80nW retention 11.7pJ/cycle active subthreshold ARM Cortex-M0+ subsystem in 65nm CMOS for WSN applications.

, , , , , и . ISSCC, стр. 1-3. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Prabhat Kumar

Prabhat Verma

Prabhat Kumar

Prabhat Totoo

Prabhat Jain

 

Другие публикации лиц с тем же именем

Design challenges for near and sub-threshold operation: A case study with an ARM Cortex-M0+ based WSN subsystem., , , , и . PATMOS, стр. 56-63. IEEE, (2016)A 65nm switched source line sub-threshold ROM using data encoding, with 0.3V Vmin and 47fJ/b access energy., , , и . ISLPED, стр. 1-6. IEEE, (2019)A Fokker-Planck Solver to Model MTJ Stochasticity., , и . ESSDERC, стр. 263-266. IEEE, (2021)A 0.98-nW/kHz 33-kHz Fully Integrated Subthreshold-Region Operation RC Oscillator With Forward-Body-Biasing., , , , и . ESSCIRC, стр. 1-4. IEEE, (2019)27.2 M0N0: A Performance-Regulated 0.8-to-38MHz DVFS ARM Cortex-M33 SIMD MCU with 10nW Sleep Power., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 422-424. IEEE, (2020)8.1 An 80nW retention 11.7pJ/cycle active subthreshold ARM Cortex-M0+ subsystem in 65nm CMOS for WSN applications., , , , , и . ISSCC, стр. 1-3. IEEE, (2015)A Supply Voltage Control Method for Performance Guaranteed Ultra-Low-Power Microcontroller., , , , , и . IEEE J. Solid State Circuits, 56 (2): 601-611 (2021)Unconventional Layout Techniques for a High Performance, Low Variability Subthreshold Standard Cell Library., , , и . ISVLSI, стр. 19-24. IEEE Computer Society, (2017)Evaluation and analysis of single-phase clock flip-flops for NTV applications., , , , , и . PATMOS, стр. 1-6. IEEE, (2017)A bulk 65nm Cortex-M0+ SoC with All-Digital Forward Body Bias for 4.3X Subthreshold Speedup., , , , и . A-SSCC, стр. 183-186. IEEE, (2018)