Author of the publication

A 2.4 V, 12 mW stereo audio D/A converter with double sampling switching.

, , and . ISCAS, page 447-450. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An 11mW 100MHz 16X-OSR 64dB-SNDR hybrid CT/DT ΔΣ ADC with relaxed DEM timing., , , , , , , and . CICC, page 171-174. IEEE, (2009)A 16b 10MS/s digitally self-calibrated ADC with time constant control., , , , , , and . CICC, page 113-116. IEEE, (2008)A 65nm CMOS 1.2V 12b 30MS/s ADC with capacitive reference scaling., , , , and . CICC, page 165-168. IEEE, (2008)A 15mW 0.2mm2 50MS/s ADC with wide input range., , , , , , and . ISSCC, page 842-851. IEEE, (2006)A 3.0 V 72mW 10b 100 MSample/s Nyquist-rate CMOS pipelined ADC in 0.54 mm2., , , and . ISCAS, IEEE, (2006)A 1.8V 8-bit 250Msample/s Nyquist-rate CMOS pipelined ADC., , , and . ISCAS (1), page 9-12. IEEE, (2004)Digitally tuneable on-chip resistor in CMOS for high-speed data transmission., , and . ISCAS (1), page 185-188. IEEE, (2003)A slew rate-controlled output driver having a constant transition time over the variations of process, voltage and temperature., , , , , and . CICC, page 231-234. IEEE, (2005)A 3.3 V 14-bit 10 MSPS calibration-free CMOS pipelined A/D converter., , , , , and . ISCAS, page 435-438. IEEE, (2000)A 3.0V 12b 120 Msample/s CMOS pipelined ADC., , , , and . ISCAS, IEEE, (2006)