Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

COMB-MCM: Computing-on-Memory-Boundary NN Processor with Bipolar Bitwise Sparsity Optimization for Scalable Multi-Chiplet-Module Edge Machine Learning.

H. Zhu, B. Jiao, J. Zhang, X. Jia, Y. Wang, T. Guan, S. Wang, D. Niu, H. Zheng, C. Chen, M. Wang, L. Zhang, X. Zeng, Q. Liu, Y. Xie, and M. Liu. ISSCC, page 1-3. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hongzhong Wu

Zheng-Zheng Kuang

Jiarong Zheng

Xing Zheng

Nanxi Zheng

Other publications of authors with the same name

DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance and Power Saving.J. Lin, H. Zheng, Z. Zhu, Z. Zhang, and H. David. ISPASS, page 94-104. IEEE Computer Society, (2007)TT-GNN: Efficient On-Chip Graph Neural Network Training via Embedding Reformation and Hardware Optimization.Z. Qu, D. Niu, S. Li, H. Zheng, and Y. Xie. MICRO, page 452-464. ACM, (2023)EPQuant: A Graph Neural Network compression approach based on product quantization.L. Huang, Z. Zhang, Z. Du, S. Li, H. Zheng, Y. Xie, and N. Tan. Neurocomputing, (2022)Power and Performance Trade-Offs in Contemporary DRAM System Designs for Multicore Processors.H. Zheng, and Z. Zhu. IEEE Trans. Computers, 59 (8): 1033-1046 (2010)LazyPIM: Efficient Support for Cache Coherence in Processing-in-Memory Architectures.A. Boroumand, S. Ghose, M. Patel, H. Hassan, B. Lucia, N. Hajinazar, K. Hsieh, K. Malladi, H. Zheng, and O. Mutlu. CoRR, (2017)Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices.H. Zheng, J. Lin, Z. Zhang, and Z. Zhu. ISCA, page 255-266. ACM, (2009)Predicting the Output Structure of Sparse Matrix Multiplication with Sampled Compression Ratio.Z. Du, Y. Guan, T. Guan, D. Niu, N. Tan, X. Yu, H. Zheng, J. Meng, X. Yan, and Y. Xie. ICPADS, page 483-490. IEEE, (2022)GNN-PIM: A Processing-in-Memory Architecture for Graph Neural Networks.Z. Wang, Y. Guan, G. Sun, D. Niu, Y. Wang, H. Zheng, and Y. Han. ACA, volume 1256 of Communications in Computer and Information Science, page 73-86. Springer, (2020)FAME: A Fast and Accurate Memory Emulator for New Memory System Architecture Exploration.K. Malladi, M. Chang, J. Ping, and H. Zheng. MASCOTS, page 43-46. IEEE Computer Society, (2015)SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator.S. Li, A. Glova, X. Hu, P. Gu, D. Niu, K. Malladi, H. Zheng, B. Brennan, and Y. Xie. MICRO, page 696-709. IEEE Computer Society, (2018)

BibSonomy

Disambiguation of "Zheng, Hongzhong"

Please choose a person to relate this publication to

Hongzhong Wu

Zheng-Zheng Kuang

Jiarong Zheng

Xing Zheng

Nanxi Zheng

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Zheng, Hongzhong"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML COMB-MCM: Computing-on-Memory-Boundary NN Processor with Bipolar Bitwise Sparsity Optimization for Scalable Multi-Chiplet-Module Edge Machine Learning.

Please choose a person to relate this publication to

Hongzhong Wu

Zheng-Zheng Kuang

Jiarong Zheng

Xing Zheng

Nanxi Zheng

Other publications of authors with the same name

Disambiguation