( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Constraint Driven Pin Mapping for Concurrent SOC Testing.

, , , , , , , и . ASP-DAC/VLSI Design, стр. 511-516. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sudhakar Peddireddi

Padhmanand Sudhakar

Edamakanti Chandrakanth Reddy

Malgi Prasad Reddy

Martin Reddy

 

Другие публикации лиц с тем же именем

A feedback decoding scheme for linear convolutional codes (Corresp.).. IEEE Trans. Inf. Theory, 15 (1): 189-190 (1969)Semiconcurrent Online Testing of Transition Faults through Output Response Comparison of Identical Circuits., и . IEEE Trans. Dependable Secur. Comput., 6 (3): 231-240 (2009)Worst-case and average-case analysis of n-detection test sets and test generation strategies., и . IET Comput. Digit. Tech., 1 (4): 353-363 (2007)Diagnosis of path delay faults based on low-coverage tests., и . IET Comput. Digit. Tech., 4 (2): 89-103 (2010)Functional Broadside Tests with Minimum and Maximum Switching Activity., и . J. Low Power Electron., 4 (3): 429-437 (2008)Functional Broadside Tests Under an Expanded Definition of Functional Operation Conditions., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (1): 121-129 (2009)Forward-Looking Reverse Order Fault Simulation for n -Detection Test Sets., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (9): 1424-1428 (2009)TOV: Sequential Test Generation by Ordering of Test Vectors., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (3): 454-465 (2010)Scan-Based Delay Test Types and Their Effect on Power Dissipation During Test., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (2): 398-403 (2008)Theorems for identifying undetectable faults in partial-scan circuits., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (8): 1092-1097 (2003)