( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Constraint Driven Pin Mapping for Concurrent SOC Testing.

, , , , , , , и . ASP-DAC/VLSI Design, стр. 511-516. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sudhakar Peddireddi

Padhmanand Sudhakar

Edamakanti Chandrakanth Reddy

Malgi Prasad Reddy

Martin Reddy

 

Другие публикации лиц с тем же именем

Worst-case and average-case analysis of n-detection test sets and test generation strategies., и . IET Comput. Digit. Tech., 1 (4): 353-363 (2007)Diagnosis of path delay faults based on low-coverage tests., и . IET Comput. Digit. Tech., 4 (2): 89-103 (2010)Semiconcurrent Online Testing of Transition Faults through Output Response Comparison of Identical Circuits., и . IEEE Trans. Dependable Secur. Comput., 6 (3): 231-240 (2009)A feedback decoding scheme for linear convolutional codes (Corresp.).. IEEE Trans. Inf. Theory, 15 (1): 189-190 (1969)Functional Broadside Tests with Minimum and Maximum Switching Activity., и . J. Low Power Electron., 4 (3): 429-437 (2008)On synchronizable circuits and their synchronizing sequences., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (9): 1086-1092 (2000)Theorems for identifying undetectable faults in partial-scan circuits., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (8): 1092-1097 (2003)Test compaction for at-speed testing of scan circuits based onnonscan test. sequences and removal of transfer sequences., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (6): 706-714 (2002)Techniques for minimizing power dissipation in scan and combinational circuits during test application., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (12): 1325-1333 (1998)Transparent DFT: a design for testability and test generation approach for synchronous sequential circuits., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (6): 1170-1175 (2006)