( en | de | ru )

 

Disambiguation of "Roa, Elkim"

Author of the publication

copydeleteadd this publication to your clipboard
A digital offset correction method for high speed analog front-ends.

, , and . SBCCI, page 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexandra Roatis

Angelica Roa

Thomas Roatsch

Bernhard Roas

Alfred Roager

 

Other publications of authors with the same name

A Methodology for CMOS Low Noise Ampli.er Design., , and . SBCCI, page 14-19. IEEE Computer Society, (2003)A Low-Cost Bug Hunting Verification Methodology for RISC-V-Based Processors., , and . ISCAS, page 1-5. IEEE, (2021)A digital offset correction method for high speed analog front-ends., , and . SBCCI, page 1-4. IEEE, (2016)A 16-channel 38.6 mW/ch fully integrated Analog Front-End for handheld Ultrasound imaging., , and . BioCAS, page 647-650. IEEE, (2014)An Energy-Efficient RISC-V RV32IMAC Microcontroller for Periodical-Driven Sensing Applications., , , , , , , , , and 11 other author(s). CICC, page 1-4. IEEE, (2020)An All-Thin-Devices Level Shifter in Standard-Cell Format for Auto Place-and-Route Flow., , and . LASCAS, page 45-48. IEEE, (2019)A 32-bit RISC-V AXI4-lite bus-based microcontroller with 10-bit SAR ADC., , , , , , , , , and 5 other author(s). LASCAS, page 315-318. IEEE, (2016)Routing-Aware Standard Cell Placement Algorithm Applying Boolean Satisfiability., and . ISCAS, page 1-5. IEEE, (2021)Channel Operating Margin as Transceiver Architecture Design Tool., and . ISCAS, page 1-5. IEEE, (2021)A 2.7ua sub1-v voltage reference., , , and . SBCCI, page 81-84. ACM, (2008)