( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Within Die Thermal Gradient Impact on Clock-Skew: A New Type of Delay-Fault Mechanism.

, , , , и . ITC, стр. 1276-1284. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

José Luis Morote

José Luis Rivarola

José Luis Narro

Luis José Garcés

José Luis Goity

 

Другие публикации лиц с тем же именем

A Compact Charge-Based Propagation Delay Model for Submicronic CMOS Buffers., и . PATMOS, том 2451 из Lecture Notes in Computer Science, стр. 219-228. Springer, (2002)Smart Temperature Sensor for Thermal Testing of Cell-Based ICs., , , и . DATE, стр. 464-465. IEEE Computer Society, (2005)Probabilistic-based neural network implementation., , и . IJCNN, стр. 1-7. IEEE, (2012)Low-cost hardware implementation of Reservoir Computers., , , и . PATMOS, стр. 1-5. IEEE, (2014)A Stochastic Spiking Neural Network for Virtual Screening., , , , , , и . IEEE Trans. Neural Networks Learn. Syst., 29 (4): 1371-1375 (2018)A simple CMOS chaotic integrated circuit., , , , и . IEICE Electron. Express, 5 (24): 1042-1048 (2008)A Compact Propagation Delay Model for Deep-Submicron CMOS Gates including Crosstalk., и . DATE, стр. 954-961. IEEE Computer Society, (2004)A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs., , , , и . DATE, стр. 206-211. IEEE Computer Society, (2005)Within Die Thermal Gradient Impact on Clock-Skew: A New Type of Delay-Fault Mechanism., , , , и . ITC, стр. 1276-1284. IEEE Computer Society, (2004)Practical Hardware Implementation of Self-configuring Neural Networks., , , и . ISNN (3), том 5553 из Lecture Notes in Computer Science, стр. 1154-1159. Springer, (2009)