From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A 4-GS/s 10-ENOB 75-mW Ringamp ADC in 16-nm CMOS With Background Monitoring of Distortion., , , , , , и . IEEE J. Solid State Circuits, 56 (8): 2360-2374 (2021)Automated synthesis of complex analog circuits., , , и . ECCTD, стр. 20-23. IEEE, (2007)A 47.5MHz BW 4.7mW 67dB SNDR Ringamp Based Discrete-Time Delta Sigma ADC., , , , , и . ESSCIRC, стр. 207-210. IEEE, (2021)22.5 A 42GS/s 7b 16nm Massively Time-Interleaved Slope-ADC., , , , , , , и . ISSCC, стр. 396-398. IEEE, (2024)Calibration Techniques for Optimizing Performance of High-Speed ADCs., , , и . CICC, стр. 1-8. IEEE, (2023)A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers., , , , и . IEEE J. Solid State Circuits, 54 (3): 646-658 (2019)A 70MHz Bandwidth Time-Interleaved Noise-Shaping SAR Assisted Delta Sigma ADC with Digital Cross-Coupling in 28nm CMOS., , , , и . ESSCIRC, стр. 389-392. IEEE, (2023)A 3.2GS/s 10 ENOB 61mW Ringamp ADC in 16nm with Background Monitoring of Distortion., , , , , , и . ISSCC, стр. 58-60. IEEE, (2019)16.3 A Single-Channel 5.5mW 3.3GS/s 6b Fully Dynamic Pipelined ADC with Post-Amplification Residue Generation., , , , , , , и . ISSCC, стр. 254-256. IEEE, (2020)A 0.7-1.15GHz complementary common-gate LNA in 0.18μm SOI CMOS with +15dBm IIP3 and >1kV HBM ESD protection., , , , , и . ESSCIRC, стр. 164-167. IEEE, (2015)