( en | de | ru )

 

Disambiguation of "Lopez, Carolina Mora"

Author of the publication

copydeleteadd this publication to your clipboard
A 128-channel neural stimulation and recording ASIC for scalable cortical visual prosthesis.

, , , , and . ESSCIRC, page 301-304. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Claudia Carolina López Yomayuza

Charakterisierung der Tollwutvakzinen Rabipur und Rabivac und der enthaltenen Virusstämme FluryLEP und PM 1503. Uni Gießen, (2009)

Izidor Carlos Mora Mora

Margarita López López

Erwin Mora

Pawel Mora

 

Other publications of authors with the same name

A 0-to-35mA NMOS Capacitor-Less LDO with Dual-Loop Regulation Achieving 3ns Response Time and 1pF-to-10nF Loading Range., , , , , and . ESSCIRC, page 253-256. IEEE, (2023)Investigation of the Stimulation Capabilities of a High-Resolution Neurorecording Probe for the Application of Closed-Loop Deep Brain Stimulation., , , , , and . EMBC, page 2166-2169. IEEE, (2018)A 10V Compliant 16-Channel Stimulator ASIC with sub-10nA Mismatch and Simultaneous ETI Sensing for Selective Vagus Nerve Stimulation., , , , , , , , , and 3 other author(s). CICC, page 1-2. IEEE, (2024)Ultra-high-density in-vivo neural probes., , , , , and . EMBC, page 2032-2035. IEEE, (2014)A 77-dB DR 16-Ch 2nd-order Δ-ΔΣ Neural Recording Chip with 0.0077mm2/Ch., , , , , , and . VLSI Circuits, page 1-2. IEEE, (2021)An Online-Spike-Sorting IC Using Unsupervised Geometry-Aware OSort Clustering for Efficient Embedded Neural-Signal Processing., , , , , , , and . IEEE J. Solid State Circuits, 58 (11): 2990-3002 (November 2023)A Highly-Integrated 1536-Channel Quad-Shank Monolithic Neural Probe in 55nm CMOS for Full-Band Raw-Signal Recording., , , , , , , , , and 4 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2024)A 3072-Channel Neural Readout IC with Multiplexed Two-Step Incremental-SAR Conversion and Bulk-DAC-Based EDO Compensation in 22nm FDSOI., , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2024)A 128-channel neural stimulation and recording ASIC for scalable cortical visual prosthesis., , , , and . ESSCIRC, page 301-304. IEEE, (2023)A 128-Channel AC-Coupled 1st-order Δ-Δ∑ IC for Neural Signal Acquisition., , , , , , and . VLSI Technology and Circuits, page 60-61. IEEE, (2022)