( en | de | ru )

 

Disambiguation of "Martínez, José F."

Author of the publication

copydeleteadd this publication to your clipboard
Overcoming single-thread performance hurdles in the core fusion reconfigurable multicore architecture.

, , , , and . ICS, page 101-110. ACM, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Luna Martínez

José Martínez Soria

José Martinez

Segundo José Martínez Guzmán

David José Martínez Díaz

 

Other publications of authors with the same name

Architectural support for scalable speculative parallelization in shared-memory multiprocessors., , and . ISCA, page 13-24. IEEE Computer Society, (2000)A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing., and . ASPLOS, page 15-28. ACM, (2010)The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors., , and . HPCA, page 14-23. IEEE Computer Society, (2004)Dynamic power-performance adaptation of parallel computation on chip multiprocessors., and . HPCA, page 77-87. IEEE Computer Society, (2006)GraphGen: An FPGA Framework for Vertex-Centric Graph Computation., , , , , , , and . FCCM, page 25-28. IEEE Computer Society, (2014)Cherry: checkpointed early resource recycling in out-of-order microprocessors., , , , and . MICRO, page 3-14. ACM/IEEE Computer Society, (2002)Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors., , and . MICRO, page 245-256. IEEE Computer Society, (2005)An Interface Based on Transputers to Simulate the Dynamic Equation of Robot Manipulators Using Parallel Computing., , , , , and . VECPAR, volume 1215 of Lecture Notes in Computer Science, page 365-379. Springer, (1996)Building service-oriented Smart Infrastructures over Wireless Ad Hoc Sensor Networks: A middleware perspective., , , and . Comput. Networks, 56 (4): 1303-1328 (2012)A hardware architecture for filtering irreducible testors., , , , , and . ReConFig, page 1-4. IEEE, (2014)