( en | de | ru )

 

Disambiguation of "Nurvitadhi, Eriko"

Author of the publication

copydeleteadd this publication to your clipboard
GraphGen: An FPGA Framework for Vertex-Centric Graph Computation.

, , , , , , , and . FCCM, page 25-28. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Nurvitadhi, Eriko
add a person with the name Nurvitadhi, Eriko
 

Другие публикации лиц с тем же именем

Evaluating The Highly-Pipelined Intel Stratix 10 FPGA Architecture Using Open-Source Benchmarks., , , и . FPT, стр. 206-213. IEEE, (2018)Artisan: a Meta-Programming Approach For Codifying Optimisation Strategies., , , , и . FCCM, стр. 177-185. IEEE, (2020)Fast hierarchical implementation of sequential tree-reweighted belief propagation for probabilistic inference., , , , и . FPL, стр. 1-8. IEEE, (2015)Programmable Automotive Headlights., , , , , , и . ECCV (4), том 8692 из Lecture Notes in Computer Science, стр. 750-765. Springer, (2014)Design, implementation, and verification of active cache emulator (ACE)., , и . FPGA, стр. 63-72. ACM, (2006)Exploration of Low Numeric Precision Deep Learning Inference Using Intel® FPGAs: (Abstract Only)., , , , , и . FPGA, стр. 294. ACM, (2018)Automatic Pipelining From Transactional Datapath Specifications., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (3): 441-454 (2011)Scalable Multi-FPGA Acceleration for Large RNNs with Full Parallelism Levels., , , , и . DAC, стр. 1-6. IEEE, (2020)Specializing for Efficiency: Customizing AI Inference Processors on FPGAs., , и . ICM, стр. 62-65. IEEE, (2021)A Study of Pointer-Chasing Performance on Shared-Memory Processor-FPGA Systems., , , , , и . FPGA, стр. 264-273. ACM, (2016)