Author of the publication

D-RECS: A complete methodology to implement Self Dynamic Reconfigurable FPGA-based systems.

, , , , and . ReCoSoC, page 1-6. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

D-RECS: A complete methodology to implement Self Dynamic Reconfigurable FPGA-based systems., , , , and . ReCoSoC, page 1-6. IEEE, (2013)High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing., , , , , , and . DSD, page 319-326. IEEE Computer Society, (2012)HERA: Hardware evolution over reconfigurable architectures., , , and . CHANGE@ASPLOS, page 1-8. IEEE Computer Society, (2011)A direct bitstream manipulation approach for Virtex4-based evolvable systems., , and . ISCAS, page 853-856. IEEE, (2010)A bird's eye view of FPGA-based Evolvable Hardware., , , , and . AHS, page 169-175. IEEE, (2011)An application-centered design flow for self reconfigurable systems implementation., , and . ASP-DAC, page 248-253. IEEE, (2009)A design workflow for dynamically reconfigurable multi-FPGA systems., , , , and . VLSI-SoC, page 414-419. IEEE, (2010)DGECS: Description Generator for Evolved Circuits Synthesis., , , , and . IPDPS Workshops, page 454-461. IEEE Computer Society, (2012)An Enhanced Relocation Manager to Speedup Core Allocation in FPGA-based Reconfigurable Systems., , , , and . IPDPS Workshops, page 336-343. IEEE Computer Society, (2012)A Highly Parallel FPGA-based Evolvable Hardware Architecture., , , and . PARCO, volume 19 of Advances in Parallel Computing, page 608-615. IOS Press, (2009)