( en | de | ru )

 

Disambiguation of "Sin, Sai-Weng"

Author of the publication

copydeleteadd this publication to your clipboard
Advances in Continuous-time MASH ΔΣ Modulators.

, , , , , , and . ASICON, page 1-4. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sai Li

Sai Zhang

Sai Zhang

Sai Qian

Sin Wong

 

Other publications of authors with the same name

An FPGA-Based Self-Reconfigurable Arc Fault Detection System for Smart Meters., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (10): 4133-4137 (2022)Polyphase Decomposition for Tunable Band-Pass Sigma-Delta A/D Converters., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (4): 537-547 (2015)An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC., , , , , , and . IEEE J. Solid State Circuits, 47 (11): 2763-2772 (2012)A Robust Hybrid CT/DT 0-2 MASH DSM with Passive Noise-Shaping SAR ADC., , , , , and . ISCAS, page 551-555. IEEE, (2022)A reduced jitter-sensitivity clock generation technique for continuous-time ΣΔ modulators., , , , , and . APCCAS, page 1011-1014. IEEE, (2010)A process- and temperature- insensitive current-controlled delay generator for sampled-data systems., , , , , and . APCCAS, page 1192-1195. IEEE, (2008)An ultra low power 9-bit 1-MS/s pipelined SAR ADC for bio-medical applications., , , , , , and . ICECS, page 878-881. IEEE, (2010)A Fixed-Pulse Shape Feedback Technique with reduced clock-jitter sensitivity in Continuous-Time sigma-delta modulators., , , , , and . ICECS, page 547-550. IEEE, (2010)Hybrid loopfilter sigma-delta modulator with NTF zero compensation., , , and . ISOCC, page 76-79. IEEE, (2011)A 3.8mW 8b 1GS/s 2b/cycle interleaving SAR ADC with compact DAC structure., , , , and . VLSIC, page 86-87. IEEE, (2012)