From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Fast Shared-Memory Barrier Synchronization for a 1024-Cores RISC-V Many-Core Cluster., , , , и . SAMOS, том 14385 из Lecture Notes in Computer Science, стр. 241-254. Springer, (2023)Traffic Classification of Network Security Agents Based on Feature Fusion Convolutional Neural Network., , и . CNML, стр. 196-200. ACM, (2023)Techno-Economic Selection of Energy Storage Providing Multiple Services., , , , , и . IECON, стр. 1-6. IEEE, (2022)Knowledge Diffusion in Complex Networks., , , , и . UIC/ATC/ScalCom, стр. 1139-1143. IEEE Computer Society, (2015)Research on basic electro-mechanical performance of electroactive dielectric elastomer., , , и . ROBIO, стр. 762-767. IEEE, (2008)A 1024 RV-Cores Shared-L1 Cluster with High Bandwidth Memory Link for Low-Latency 6G-SDR., , , , , и . CoRR, (2024)DeepSeek LLM: Scaling Open-Source Language Models with Longtermism., , , , , , , , , и 76 other автор(ы). CoRR, (2024)An exponential triangle model for the Facebook network based on big data., , , и . INDIN, стр. 992-996. IEEE, (2017)TeraPool-SDR: An 1.89TOPS 1024 RV-Cores 4MiB Shared-L1 Cluster for Next-Generation Open-Source Software-Defined Radios., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 86-91. ACM, (2024)Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET., , , , , , , , , и 4 other автор(ы). CoRR, (2024)