( en | de | ru )

 

Disambiguation of "Lavagno, Luciano"

Author of the publication

copydeleteadd this publication to your clipboard
Design of a pseudo-log image transform IP in an HLS-based memory management framework.

, , , and . Real-Time Image and Video Processing, volume 8656 of SPIE Proceedings, page 86560B. SPIE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Christian Lavagno

Luciano Trincia

Luciano Lazzaro

Luciano Bello

Luciano Rezzolla

 

Other publications of authors with the same name

Quasi-Static Scheduling of Embedded Software Using Equal Conflict Nets., , , and . ICATPN, volume 1639 of Lecture Notes in Computer Science, page 208-227. Springer, (1999)OR Causality: Modelling and Hardware Implementation., , , and . Application and Theory of Petri Nets, volume 815 of Lecture Notes in Computer Science, page 568-587. Springer, (1994)Energy-aware parallelization flow and toolset for C code., , , , , , , , and . SCOPES, page 79-88. ACM, (2014)DAC 97 Panel: Next-Generation HDLs., and . IEEE Des. Test Comput., 14 (3): 7-8 (1997)Guest Editors' Introduction: Asynchronous Design Is Here to Stay (and Is More Mainstream Than You Thought)., and . IEEE Des. Test Comput., 28 (5): 4-6 (2011)An extended framework for WSN applications., , , , and . CCNC, page 965-966. IEEE, (2011)Guest Editorial., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (8): 962-963 (2003)Selected Articles from the CDNLive! EMEA 2012 Conference., and . J. Low Power Electron., 8 (5): 725 (2012)Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs., , , , , , , , , and 1 other author(s). CoRR, (2018)A DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs., , and . ICCD, page 551-557. IEEE, (2023)