( en | de | ru )

 

Disambiguation of "Mutlu, Onur"

Author of the publication

copydeleteadd this publication to your clipboard
ChargeCache: Reducing DRAM latency by exploiting row access locality.

, , , , , , and . HPCA, page 581-593. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mutlu Kartal

Hilal Onur

Lena Katharina Deniz Onur

Günes Onur

Mutlu Karagül

 

Other publications of authors with the same name

Rethinking Memory System Design (along with Interconnects).. NoCArc@MICRO, page 1. ACM, (2015)Accelerating B-spline interpolation on GPUs: Application to medical image registration., , , , , , and . Comput. Methods Programs Biomed., (2020)FPGA-based Near-Memory Acceleration of Modern Data-Intensive Applications., , , , , , and . CoRR, (2021)LEAPER: Fast and Accurate FPGA-based System Performance Prediction via Transfer Learning., , , , , and . ICCD, page 499-508. IEEE, (2022)WoLFRaM: Enhancing Wear-Leveling and Fault Tolerance in Resistive Memories using Programmable Address Decoders., , , , , , and . ICCD, page 187-196. IEEE, (2020)Exploiting Core Criticality for Enhanced GPU Performance., , , , , , and . SIGMETRICS, page 351-363. ACM, (2016)Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms., , , , , , , and . SIGMETRICS (Abstracts), page 54. ACM, (2017)Flexible reference-counting-based hardware acceleration for garbage collection., , and . ISCA, page 418-428. ACM, (2009)Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques., , , , , , and . ISCA, page 638-651. IEEE, (2020)Utility-based acceleration of multithreaded applications on asymmetric CMPs., , , and . ISCA, page 154-165. ACM, (2013)