Author of the publication

Efficient Direct Boundary Element Method for Resistance Extraction of Substrate With Arbitrary Doping Profile.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (12): 3035-3042 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Linear Dropout Regulator based power distribution design under worst loading., , , , and . ASICON, page 539-542. IEEE, (2011)Faster Tensor Train Decomposition for Sparse Data., , and . CoRR, (2019)Reliability aware through silicon via planning for 3D stacked ICs., , , , , , , and . DATE, page 288-291. IEEE, (2009)Parallel statistical capacitance extraction of on-chip interconnects with an improved geometric variation model., , and . ASP-DAC, page 67-72. IEEE, (2011)An efficient quasi-multiple medium algorithm fo the capacitance extraction of actual 3-D VLSI interconnects., and . ASP-DAC, page 366-372. ACM, (2001)pGRASS-Solver: A Graph Spectral Sparsification-Based Parallel Iterative Solver for Large-Scale Power Grid Analysis., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (9): 3031-3044 (September 2023)Agent-based modeling of human cooperation and coordination in social systems.. ETH Zurich, Zürich, Switzerland, (2011)base-search.net (ftethz:oai:www.research-collection.ethz.ch:20.500.11850/93120).W3Detector: Detecting Fraudulent Online Sellers Based on Temporal and Spacial Information., , , , and . ICMLA, page 1845-1851. IEEE, (2023)Floating Random Walk-Based Capacitance Simulation Considering General Floating Metals., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (8): 1711-1715 (2018)Efficient Thermal via Planning Approach and Its Application in 3-D Floorplanning., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (4): 645-658 (2007)