Author of the publication

Design and Applications for Embedded Networks-on-Chip on FPGAs.

, , and . IEEE Trans. Computers, 66 (6): 1008-1021 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Specializing for Efficiency: Customizing AI Inference Processors on FPGAs., , and . ICM, page 62-65. IEEE, (2021)Tensor Slices to the Rescue: Supercharging ML Acceleration on FPGAs., , , and . FPGA, page 23-33. ACM, (2021)Feel Free to Interrupt: Safe Task Stopping to Enable FPGA Checkpointing and Context Switching., and . ACM Trans. Reconfigurable Technol. Syst., 13 (1): 3:1-3:27 (2020)You Cannot Improve What You Do not Measure: FPGA vs. ASIC Efficiency Gaps for Convolutional Neural Network Inference., , and . ACM Trans. Reconfigurable Technol. Syst., 11 (3): 20:1-20:23 (2018)Toward Software-like Debugging for FPGAs via Checkpointing and Transaction-based Co-Simulation., and . ACM Trans. Reconfigurable Technol. Syst., 16 (2): 31:1-31:24 (June 2023)Timing-driven placement for FPGAs., , and . FPGA, page 203-213. ACM, (2000)Automatic generation of FPGA routing architectures from high-level descriptions., and . FPGA, page 175-184. ACM, (2000)Are FPGAs suffering from the innovator's dilemna?, and . FPGA, page 135-136. ACM, (2013)A Fast Routability-Driven Router for FPGAs., , and . FPGA, page 140-149. ACM, (1998)Koios: A Deep Learning Benchmark Suite for FPGA Architecture and CAD Research., , , , , , , , , and 2 other author(s). FPL, page 355-362. IEEE, (2021)