( en | de | ru )

 

Disambiguation

Author of the publication

copydeleteadd this publication to your clipboard
When Knowledge Meets Innovation Technology - The ENEA e-LEARN Experiences through Technology and Research.

, , , , , , and . KMIS, page 161-166. INSTICC Press, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Martin Clara

Mario Clara

Nicole Clara

Christophe Claramunt

Manfred Clara

 

Other publications of authors with the same name

A fully integrated analog front-end macro for cable modem applications in 0.18-μm CMOS., , , , , , and . IEEE J. Solid State Circuits, 37 (7): 866-873 (2002)A 6bit, 1.2GSps Low-Power Flash-ADC in 0.13µm Digital CMOS., , , , and . DATE, page 223-226. IEEE Computer Society, (2004)Nonlinear distortion in current-steering D/A-converters due to asymmetrical switching errors., , and . ISCAS (1), page 285-288. IEEE, (2004)The time course of word retrieval revealed by event-related brain potentials during overt speech, , , and . Proceedings of the National Academy of Sciences, 106 (50): 21442--21446 (15.12.2009)Linearity enhancement techniques in low OSR, high clock rate multi-bit continuous-time sigma-delta modulators., , , , , , , and . CICC, page 527-530. IEEE, (2004)10.7 A 64GS/s 4×-Interpolated 1b Semi-Digital FIR DAC for Wideband Calibration and BIST of RF-Sampling A/D Converters., , , , , , , , , and 1 other author(s). ISSCC, page 176-178. IEEE, (2021)A 16-bit 10Gsps current steering RF DAC in 65nm CMOS achieving 65dBc ACLR multi-carrier performance at 4.5GHz Fout., , , and . VLSIC, page 166-. IEEE, (2015)A high-input-swing common-mode-robust programmable gain amplifier in 65nm CMOS., , and . ESSCIRC, page 418-421. IEEE, (2012)A 6bit, 1.2GSps low-power flash-ADC in 0.13μm digital CMOS., , , , and . ESSCIRC, page 339-342. IEEE, (2004)A 1.8 V fully embedded 10 b 160 MS/s two-step ADC in 0.18 μm CMOS., , and . CICC, page 437-440. IEEE, (2002)