( en | de | ru )

 

Disambiguation of "Panda, Rajendran"

Author of the publication

copydeleteadd this publication to your clipboard
Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing.

, , , , , , and . DAC, page 436-441. ACM Press, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chitra Rajendran

Satyananda Panda

Vidyalakshmi Rajendran

Lawrence Rajendran

Ranjithkumar Rajendran

 

Other publications of authors with the same name

Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization., , , , and . DAC, page 388-391. ACM Press, (1998)Removing user specified false paths from timing graphs., , and . DAC, page 270-273. ACM, (2000)Table look-up based compact modeling for on-chip interconnect timing and noise analysis., , , , , , and . ISCAS (4), page 668-671. IEEE, (2003)Stochastic variational analysis of large power grids considering intra-die correlations., , , and . DAC, page 211-216. ACM, (2006)Hierarchical analysis of power distribution networks., , , , , and . DAC, page 150-155. ACM, (2000)Model and analysis for combined package and on-chip power grid simulation., , , , , and . ISLPED, page 179-184. ACM, (2000)Duet: an accurate leakage estimation and optimization tool for dual-Vt circuits., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 10 (2): 79-90 (2002)Technology-Dependent Transformations for Low-Power Synthesis., and . DAC, page 650-655. ACM Press, (1997)CMOS Combinational Circuit Sizing by Stage-wise Tapering., , , and . DATE, page 985-986. IEEE Computer Society, (1998)Noise propagation and failure criteria for VLSI designs., , , , , , , and . ICCAD, page 587-594. ACM / IEEE Computer Society, (2002)