Author of the publication

Wireless Power Transfer With Zero-Phase-Difference Capacitance Control.

, , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (4): 938-947 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Image-Classifier Deep Convolutional Neural Network Training by 9-bit Dedicated Hardware to Realize Validation Accuracy and Energy Efficiency Superior to the Half Precision Floating Point Format., , , , , , and . ISCAS, page 1-5. IEEE, (2018)Intermittent resonant clocking enabling power reduction at any clock frequency for 0.37V 980kHz near-threshold logic circuits., , , and . ISSCC, page 436-437. IEEE, (2013)92% start-up time reduction by variation-tolerant chirp injection (CI) and negative resistance booster (NRB) in 39MHz crystal oscillator., , , and . VLSIC, page 1-2. IEEE, (2014)Analysis to optimize sensitivity of RF energy harvester with voltage boost circuit., , , , , and . ECCTD, page 1-4. IEEE, (2015)Experimental study on body-biasing layout style-- negligible area overhead enables sufficient speed controllability --., , , , and . ACM Great Lakes Symposium on VLSI, page 387-390. ACM, (2008)Wireless Power Transfer With Zero-Phase-Difference Capacitance Control., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (4): 938-947 (2015)Transistor Variability Modeling and its Validation With Ring-Oscillation Frequencies for Body-Biased Subthreshold Circuits., , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (7): 1118-1129 (2010)Origin of Low-Frequency Noise in Si n-MOSFET at Cryogenic Temperatures: The Effect of Interface Quality., , , , , , , and . IEEE Access, (2023)Insole Pedometer With Piezoelectric Energy Harvester and 2 V Organic Circuits., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 48 (1): 255-264 (2013)13% Power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (PEPD) and fully integrated digital LDO., , , , , , , and . ISSCC, page 486-488. IEEE, (2012)