( en | de | ru )

 

Disambiguation of "Carusone, Anthony Chan"

Author of the publication

copydeleteadd this publication to your clipboard
A Digital Filtering ADC With Programmable Blocker Cancellation for Wireless Receivers.

, , , and . IEEE J. Solid State Circuits, 53 (3): 681-691 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wilhelm Chan

Clifford Chan

Chan Zhou

Danny Chan

Raquel Chan

 

Other publications of authors with the same name

Channel characterization using jitter measurements., , and . ISCAS, page 2666-2669. IEEE, (2013)A comparison of equalizers for compensating polarization-mode dispersion in 40-Gb/s optical systems., and . ISCAS (2), page 1521-1524. IEEE, (2005)A passive filter aided timing recovery scheme., and . ISCAS, page 3065-3068. IEEE, (2008)A 1.41pJ/b 56Gb/s PAM-4 Wireline Receiver Employing Enhanced Pattern Utilization CDR and Genetic Adaptation Algorithms in 7nm CMOS., , , , , , , , , and 3 other author(s). ISSCC, page 482-484. IEEE, (2019)A 10Gb/s 4.1mW 2-IIR + 1-discrete-tap DFE in 28nm-LP CMOS., and . ESSCIRC, page 439-442. IEEE, (2014)A 30-GS/sec Track and Hold Amplifier in 0.13-μm CMOS Technology., , and . CICC, page 493-496. IEEE, (2006)Gain and equalization adaptation to optimize the vertical eye opening in a wireline receiver., and . CICC, page 1-4. IEEE, (2010)Edge-Based Adaptation for a 1 IIR + 1 Discrete-Time Tap DFE Converging in 5~µs., , and . IEEE J. Solid State Circuits, 51 (12): 3192-3203 (2016)Design of a Linearized Power-Efficient Dynamic Amplifier in 22nm FDSOI., and . ISCAS, page 1-5. IEEE, (2024)A 6.8mW 7.4Gb/s clock-forwarded receiver with up to 300MHz jitter tracking in 65nm CMOS., and . ISSCC, page 158-159. IEEE, (2010)