( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Variation-Aware MTJ Store Energy Estimation Model for Edge Devices With Verify-and-Retryable Nonvolatile Flip-Flops.

, , , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 31 (4): 532-542 (апреля 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kimiyoshi Matsumura

Yukihiko Usami

 

Другие публикации лиц с тем же именем

An energy-efficient high-level synthesis algorithm incorporating interconnection delays and dynamic multiple supply voltages., , , , и . VLSI-DAT, стр. 1-4. IEEE, (2013)Delay modeling and static timing analysis for MTCMOS circuits., и . ASP-DAC, стр. 570-575. IEEE, (2006)Nonvolatile power gating with MTJ based nonvolatile flip-flops for a microprocessor., и . NVMSA, стр. 1-6. IEEE, (2017)Overview on Low Power SoC Design Technology.. ASP-DAC, стр. 634-636. IEEE Computer Society, (2007)Geyser-2: The second prototype CPU with fine-grained run-time power gating., , , , , , , , , и 7 other автор(ы). ASP-DAC, стр. 87-88. IEEE, (2011)A fine-grain dynamic sleep control scheme in MIPS R3000., , , , , , , , , и 7 other автор(ы). ICCD, стр. 612-617. IEEE Computer Society, (2008)Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs., , , , , и . NOCS, стр. 61-68. IEEE Computer Society, (2010)Energy Efficient Approximate Storing of Image Data for MTJ Based Non-Volatile Flip-Flops and MRAM., и . IEICE Trans. Electron., 104-C (7): 338-349 (2021)A 200mV Operable On-Chip Temperature Sensor for IoT Devices Powered by Energy Harvesters with Ultra-Low Output Voltage., , , , и . IoTaIS, стр. 65-71. IEEE, (2023)Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI., , , , и . VLSI-SoC (Selected Papers), том 500 из IFIP Advances in Information and Communication Technology, стр. 1-21. Springer, (2017)