( en | de | ru )

 

Disambiguation of "Bjerregaard, Tobias"

Author of the publication

copydeleteadd this publication to your clipboard
A Channel Library for Asynchronous Circuit Design Supporting Mixed-Mode Modeling.

, , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 301-310. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wolfgang Bjerregaard

Tobias Tobias

Tobias Balkenhol

Adaptive Digitalfilter für die aktive Schalldämmung in Röhrensystemen. Uni Paderborn, (2009)

Tobias Scheel

Die B-Zell-Antwort im Synovialgewebe von Patienten mit Rheumatoider Arthritis. HU Berlin, (2009)

Tobias Lentz

Binaural technology for virtual reality. TU Aachen, (2007)
 

Other publications of authors with the same name

A vertically integrated and interoperable multi-vendor synthesis flow for predictable noc design in nanoscale technologies., , , , , and . ASP-DAC, page 337-342. IEEE, (2014)A Survey of Research and Practices of Network-on-chip, and . ACM Comput. Surv., (June 2006)Quest for the ultimate network-on-chip: the NaNoC project., , , , , , , , and . INA-OCMC@HiPEAC, page 43-46. ACM, (2012)A Channel Library for Asynchronous Circuit Design Supporting Mixed-Mode Modeling., , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 301-310. Springer, (2004)A Simple Clockless Network-on-Chip for a Commercial Audio DSP Chip., , , and . DSD, page 641-648. IEEE Computer Society, (2006)SOMA: a tool for synthesizing and optimizing memory accesses in ASICs., , , and . CODES+ISSS, page 231-236. ACM, (2005)An OCP Compliant Network Adapter for GALS-based SoC Design Using the MANGO Network-on-Chip., , , and . SoC, page 171-174. IEEE, (2005)A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip., and . DATE, page 1226-1231. IEEE Computer Society, (2005)A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method., , and . DATE, page 648-653. EDA Consortium, San Jose, CA, USA, (2007)A Scheduling Discipline for Latency and Bandwidth Guarantees in Asynchronous Network-on-Chip., and . ASYNC, page 34-43. IEEE Computer Society, (2005)